7 research outputs found
Area-Delay-Efficeint FPGA Design of 32-bit Euclid's GCD based on Sum of Absolute Difference
Euclids algorithm is widely used in calculating of GCD (Greatest Common
Divisor) of two positive numbers. There are various fields where this division
is used such as channel coding, cryptography, and error correction codes. This
makes the GCD a fundamental algorithm in number theory, so a number of methods
have been discovered to efficiently compute it. The main contribution of this
paper is to investigate a method that computes the GCD of two 32-bit numbers
based on Euclidean algorithm which targets six different Xilinx chips. The
complexity of this method that we call Optimized_GCDSAD is achieved by
utilizing Sum of Absolute Difference (SAD) block which is based on a fast
carry-out generation function. The efficiency of the proposed architecture is
evaluated based on criteria such as time (latency), area delay product (ADP)
and space (slice number) complexity. The VHDL codes of these architectures have
been implemented and synthesized through ISE 14.7. A detailed comparative
analysis indicates that the proposed Optimized_GCDSAD method based on SAD block
outperforms previously known results
High-Speed Area-Efficient Hardware Architecture for the Efficient Detection of Faults in a Bit-Parallel Multiplier Utilizing the Polynomial Basis of GF(2m)
The utilization of finite field multipliers is pervasive in contemporary
digital systems, with hardware implementation for bit parallel operation often
necessitating millions of logic gates. However, various digital design issues,
whether natural or stemming from soft errors, can result in gate malfunction,
ultimately leading to erroneous multiplier outputs. Thus, to prevent
susceptibility to error, it is imperative to employ an effective finite field
multiplier implementation that boasts a robust fault detection capability. This
study proposes a novel fault detection scheme for a recent bit-parallel
polynomial basis multiplier over GF(2m), intended to achieve optimal fault
detection performance for finite field multipliers while simultaneously
maintaining a low-complexity implementation, a favored attribute in
resource-constrained applications like smart cards. The primary concept behind
the proposed approach is centered on the implementation of a BCH decoder that
utilizes re-encoding technique and FIBM algorithm in its first and second
sub-modules, respectively. This approach serves to address hardware complexity
concerns while also making use of Berlekamp-Rumsey-Solomon (BRS) algorithm and
Chien search method in the third sub-module of the decoder to effectively
locate errors with minimal delay. The results of our synthesis indicate that
our proposed error detection and correction architecture for a 45-bit
multiplier with 5-bit errors achieves a 37% and 49% reduction in critical path
delay compared to existing designs. Furthermore, the hardware complexity
associated with a 45-bit multiplicand that contains 5 errors is confined to a
mere 80%, which is significantly lower than the most exceptional BCH-based
fault recognition methodologies, including TMR, Hamming's single error
correction, and LDPC-based procedures within the realm of finite field
multiplication.Comment: 9 pages, 4 figures. arXiv admin note: substantial text overlap with
arXiv:2209.1338
Area- Efficient VLSI Implementation of Serial-In Parallel-Out Multiplier Using Polynomial Representation in Finite Field GF(2m)
Finite field multiplier is mainly used in elliptic curve cryptography,
error-correcting codes and signal processing. Finite field multiplier is
regarded as the bottleneck arithmetic unit for such applications and it is the
most complicated operation over finite field GF(2m) which requires a huge
amount of logic resources. In this paper, a new modified serial-in parallel-out
multiplication algorithm with interleaved modular reduction is suggested. The
proposed method offers efficient area architecture as compared to proposed
algorithms in the literature. The reduced finite field multiplier complexity is
achieved by means of utilizing logic NAND gate in a particular architecture.
The efficiency of the proposed architecture is evaluated based on criteria such
as time (latency, critical path) and space (gate-latch number) complexity. A
detailed comparative analysis indicates that, the proposed finite field
multiplier based on logic NAND gate outperforms previously known resultsComment: 19 pages, 4 figure
Efficient Fault Detection Architecture of Bit-Parallel Multiplier in Polynomial Basis of GF(2m) Using BCH Code
The finite field multiplier is mainly used in many of today's state of the
art digital systems and its hardware implementation for bit parallel operation
may require millions of logic gates. Natural causes or soft errors in digital
design could cause some of these gates to malfunction in the field, which could
cause the multiplier to produce incorrect outputs. To ensure that they are not
susceptible to error, it is crucial to use a finite field multiplier
implementation that is effective and has a high fault detection capability. In
this paper, we propose a novel fault detection scheme for a recent bit-parallel
polynomial basis multiplier over GF(2m), where the proposed method aims at
obtaining high fault detection performance for finite field multipliers and
meanwhile maintain low-complexity implementation which is favored in resource
constrained applications such as smart cards. The proposed method is based on
BCH error correction codes, with an area-delay efficient architecture. The
experimental results show that for 45-bit multiplier with 5-bit errors the
proposed error detection and correction architecture results in 37% and %49
reduction in critical path delay with compared to the existing method in [18].
Moreover, the area overhead for 45-bit multiplier with 5 errors is within 80%
which is significantly lower than the best existing BCH based fault detection
method in finite field multiplier [18].Comment: There are some errors in simulation result
Elevated high sensitivity C-reactive protein is associated with type 2 diabetes mellitus: the Persian Gulf Healthy Heart Study.
Abstract
Previous studies have suggested that low-grade systemic inflammation is involved in the pathogenesis of type 2 diabetes mellitus. However, limited information is available about the relationship of diabetes mellitus and inflammation in Asia. We examined the association between high-sensitivity C-reactive protein (CRP) levels and diabetes in a general Iranian population. In an ancillary study to the Persian Gulf Healthy Heart Study, a cohort study of men and women aged > or = 25 years, a random sample of 1754 (49.2 percent males, 50.8 percent females) subjects were evaluated. High sensitivity C-reactive protein was measured by enzyme-linked immunosorbent assay. Elevated serum CRP was defined as more than 3.0 mg/l. The diabetes classification was based on the criteria of the American Diabetes Association. A total of 8.6 percent of the subjects (8.0 percent of males & 9.1 percent of females; p>0.05) had type 2 diabetes mellitus. Geometric mean of CRP was 1.94 mg/l (3.80 SD) in the studied population. The subjects with diabetes had a higher geometric mean of CRP levels than the subjects with no diabetes [3.67 (SD 3.71) versus 1.85 (3.83) respectively; p<0.0001)]. In multiple logistic regression analysis, diabetes showed a significant age-adjusted association with elevated CRP levels [Odds Ratio = 2.03, Confidence Interval (1.38-2.98); p<0.0001] after adjusting for sex, LDL-cholesterol, HDL-cholesterol blood pressure, smoking and body mass index. In conclusion, beyond traditional cardiovascular risk factors, elevated CRP is significantly correlated with diabetes in general population of the northern Persian Gulf. Further insight into the specific effects of proinflammatory cytokines and acute-phase proteins will be essential for the development of new preventive strategies for diabetes mellitus